INTRODUCTION TO MICROCONTROLLERSSALIENT ARCHITECTURE : is a bit microcontroller in which the data path for. The is a bit microcontroller with dedicated. I O subsystems and a complete set of bit arithmetic instructions including multiply and divide operations. With a 12 MHz input frequency the can do a bit addition in us and a 16 x bit multiply . available in the Microcontroller Handbook, order number.
|Language:||English, Spanish, Indonesian|
|Genre:||Children & Youth|
|ePub File Size:||26.87 MB|
|PDF File Size:||16.48 MB|
|Distribution:||Free* [*Register to download]|
or ronaldweinland.info - Download as PDF File .pdf), Text File .txt) or read online. notes. Download as DOCX, PDF, TXT or read online from Scribd The is a bit microcontroller with dedicated I/O subsystems and a complete set of bit. Microprocessors and Microcontrollers/Architecture of Micro controllers. Lecture Notes. Overview of 16 bit microcontroller. Features. • Byte Register File.
It will cause an overflow condition. If bit is 1 an interrupt is generated when the FIFO has six entries in it. Hence, if IOC1. Thus, an HSI unit generates interrupts in 3 methods. If bit 7 is 1, the FIFO contains atleast one entry and the holding register has been located. While reading or testing bits in IOS1 it is essential to store the byte and then test the stored value. Initially the HSI status register is read inorder to obtain the current state of the HSI pins and which pins have changed at the recorded time.
The maximum current the can supply when its , -volt battery to overheat and vent.
Contrast the example with the output characteristics of a , The type of curves used in this load line analysis can be easily obtained for any conditions. All devices are high performance members o l the microcontroller family.
Previous 1 2 Visual Communications Company. Texas Instruments. Each command specifies the action time,the nature of the action ,whether an interrupt is to occur and whether Timer 1 or Timer 2 is the reference Timer. When Timer 1 is over flown ,the interrupt bit is enabled or disabled.. TIMER 2 can be used as a bit even counter which is clocked by a signal coming into the chip on either of the two pinsPort2. This bit WDT is a counter which is incremented every state time. This counter is cleared by program after periodic interval and not allowed to overflow.
However , if the program does not progress properly by any reason such as Electrostatic Discharge ESD or due to any hardware related problems ,the overflow occurs.
And the hardware reset is initiated to restart the microcontroller. The 20 sources vector through 8 locations or interrupt vectors.
All these interrupts are enabled or disabled using the 9 th bit of PSW register. If this bit is set to 1 all the interrupts are enabled and disabled when reset to zero. The content of the interrupt mask register determine whether the pending interrupt is serviced or not.
If it is to be serviced , the CPU pushes the contents of the program counter on to the stack and reloads it with the vector corresponding to the desired interrupt. When the hardware detects one of the 8 interrupts , it sets the corresponding bit in the interrupt pending register.
This register can be read or modified as a byte register. Individual interrupts can be enabled or disabled by setting or clearing the bits in the Interrupt mask register. The serial port is similar to that on the controller.
It has one synchronous and three asynchronous modes. In the asynchronous modes baud rates of up to The chip has a baud rate generator which is independent of Timer 1 and Timer 2, so using the serial port does not take away any of the HSI, HSO or timer flexibility or functionality.
The serial port is configured in four modes. The four modes of the serial port are referred to as modes 0, 1, 2 and 3. Mode 1 is the standard asynchronous mode, 8 bits plus a stop and start bit are sent or received..
Modes 2 and 3 handle 9 bits plus a stop and start bit. The difference between the two is, that in Mode 2 the serial port interrupt will not be activated unless the ninth data bit is a one; in Mode 3 the interrupt is activated whenever a byte is received.
These two modes are commonly used for interprocessor communication. Baud rates for all of the modes are controlled through the Baud Rate register. This is a byte wide register which is loaded sequentially with two bytes, and internally stores the value as a word. The least significant byte is loaded to the register followed by the most significant. The command tag is written to CAM. The command tag from main program will not be executed.
The HSO execution interrupts and the timer interrupt. However it is a maskable interrupt.
If the holding register is not empty, it will overwrite value in the holding register. It allows a pending external event to be cancelled by writing the opposite event to the CAM. Hence they cannot be cleared. The interrupts are not synchronized.
Hence, it is possible to have multiple interrupts at same time. If it is being used as a reference timer for the HSO action, then the comparator can observe all 8 CAM registers before Timer 1 changes its value. If match is not reached then the event remains pending in the CAM fill the is reset.
This is because the HSO event is an internal event. It can happen at any time in the eight state time window. At a time four software interrupts can be used. An interrupt will be generated if the interrupt bit in the command tag is set.